## Diode Clamping Circuits

Basic Definition:

The clamping circuit (***clamper***) is one will "clamp" a signal to a different dc level. The circuit must have a capacitor, a diode, and a resistive element, but it can also employ an independent dc supply to introduce an additional shift. The magnitude of *R* and *C* must be chosen such that the time constant *τ* = *RC* is large enough to ensure that the voltage across the capacitor does not discharge significantly during the interval (*T*/2) the diode is non-conducting. Throughout the analysis we will assume that for all practical purposes the capacitor will fully charge or discharge in five time constants. Therefore, the condition required for the capacitor to hold its voltage during the discharge period between pulses of the input signal is

5**  5*RC*  *T* 

1

2 2 *f*

## Example -1:

Determine the output (*vo*) for the circuit of Fig. -1 for the input (*vi*) shown.

*vi*

*10 f*

*0 T/2*

*-5*

 1*kHz*

*T*

*C*

*vi o*



*v*

0.1*F*

*D*

*E*

*Si*

*R* 50*k*

5*V*

*3T/2 2T t*

*- 20*

Fig. -1

#### Solution:

The analysis of clamping circuits are started by considering that the part of the input signal that will forward bias the diode. For the circuit of Fig. -1, the diode is forward bias ("on" state) during the negative half period of the input signal (*vi*) and the capacitor will charge up instantaneously to a voltage level determined by the circuit of Fig. -2.

*\_VC +*



*\_*

20*V*

*+*

*\_*

**0**.7*V*

***+***

5*V*

*+*

50*k* *vo*

*\_*

For the input section KVL will result in

– 20 + *VC* + 0.7 – 5 = 0 => *VC* = 24.3 V.

The output voltage (*vo*) can be determined by KVL in the output section

+ 5 – 0.7 – *vo* = 0 => *vo* = 4.3 V.

Now check that the capacitor will hold on or not its establish voltage level during the period (positive half period in case of Example -1) when the diode is in the "off" state (reverse bias). The total time constant 5τ *of* the discharging circuit of Fig. -3 is determined by the product 5*RC* and has the magnitude

5*τ* = 5*RC* = 5 (50×103) (0.1×10-6) = 25 ms.

The frequency ( *f* ) is 1 kHz, resulting in a period of 1 ms and an interval of 0.5 ms between levels, that is

*T*/2 = 1/( 2*f* ) = 1/(2 × 1×103) = 0.5 ms.

We find that

5 *τ* >> *T*/2 ( 25ms / 0.5ms = 50 times).

So that, it is certainly a good approximation that the capacitor will hold its voltage (24.3 V) during the discharge period between pulses of the input signal.



*\_*24.3*V*

*+*

*+*

10*V*

*\_*

50*k*

5*V*

*+*

*vo*

*\_*



Fig. -3

The open-circuit equivalent for the diode will remove the 5-V battery from having any effect on *vo*, and applying KVL around the outside loop of circuit will result in

+ 10 + 24.3 – *vo* = 0 => *vo* = 34.3 V.

The resulting output appears in Fig. -4, where the input and the output swing are the same.

*vo*

*34.3*

*19.3*

*4.3*

*0*

*T/2*

*T*

*3T/2*

*2T*

*5T/2*

*t*

## 

## Example -2:

Determine the output (*vo*) for the circuit of Fig. -5 for the input (*vi*) shown

*vi*

*15*

*5*

*T/2*

*T*

*3T/2 2T*

*0*

*-5*

#### C

#### Vi Vo

*Si*

*D*

*E*



*R=50k*Ω



4.3*V*

#### 

#### 

Fig. -5

*vo*

*5*

*0*

*-5*

*T/2*

*T*

*3T/2 2T*

*-15*

#### Solution:

The output voltage (*vo*) can be determined

by KVL in the output section

shown in Fig. -5.

*4.3* + 0.7 – *vo* = 0 => *vo* = 5 V.

For the input section KVL will result

15 + *VC* – 5 = 0 => *VC* = – 10 V.

The output signal is shown in Fig-6.

The open-circuit equivalent for the diode

will remove the 4.V battery from having

any effect on *vo*, and applying KVL around

the outside loop of circuit will result in

-5 -10 + *vo* = 0 => *vo* = -15 V.

**EXAMPLE 3.** Determine *v o* for the network of Fig. -7 for the input indicated.

## 

## Fig. -7

Solution:

## -20 V + VC - 5 V = 0 +10 V + 25 V - vo = 0


## and VC = 25 V and vo = 35 V

## +5-vo=0

## and vo=5v



**Fig-8**



Clampers with ideal diodes and 5*τ* = 5*RC* >> *T*/2

Fig. -9